Signal Processor Upgrade, Build 17.X

For Training Use Only

For Actual Servicing of the 88D use the latest Engineering Handbook from the RADAR Operation Center

Purpose:

To provide the field tech with a basic understanding of the changes to the 88D from the installation of Modification Note 183.

Assumptions:

You have the following EHBs in hard or soft copy: 513, 518 This will allow you to look at documents that are too small to read on the screen

You have been trained on the 88D before viewing this and viewed the component familiarization video at http://www.roc.noaa.gov/WSR88D/SLEP/SLEP.aspx

Version 20161229

Pre-mod, the DCU controled the antenna.

The DAU & IO panel interfaced with external devices.



The IFD fed the receiver card in the RVP which fed the RCP.

The maintenance panel provided basic maintenance control functions.



The Signal Processor Interface Panel replaces the DCU, DAU & Maintenance Panel.

The Intermediate Frequency Digital Receiver replaces the IFD, and RVP reciever card.

The **R**ADAR **S**ignal **P**rocessor replaces the RVP & RCP



We get a much simpler system to maintain.



Redundant sites get two of everything. The SPIPs and RSPs have intercommunications links



In UD 4 the IFD is replaced by the IFDR which is an IFD and Digital Receiver in one package.







FRONT VIEW

The Signal Processor Interface Panel

The SPIP front panel has 4 mechanical push button switches Data ACQ, Pedestal, Blank and Power. The Data AQC, Pedestal and Blank are also software controllable.

The "Data ACQ" switch is similar to the original DAU power switch. The Data ACQ provides DC power to external switches and sensors

The "Pedestal Power" switch provides power to the pedestal encoders, pedestal sensors, and the Power Amplifier control circuitry.

Pedestal Power and Date ACQ can be controlled by the System Test Software (STS).

The blank switch is currently not used.

The "Panel" switch controls the 28V that powers the **S**ignal **P**rocessor Interface **P**anel (SPIP) itself.

The rear of the panel provides interface connections to the Receiver, Transmitter, Shelter, Pedestal and Redundant Channel.

The SPIP auto-configures itself based upon what cables are connected

See par 5.7.3.1 in the 6-513 for more information

J16 is a Gigabit Ethernet communication interface link between the RSP and the SPIP.

See par 5.7.1.3 in the 6-513 for more information



The SPIP Display

The "**AC Power Status**" identifies who is providing the AC power, what is the status of the AC Sources and the status of the TPS.

The **"DC Power Status"** identifies who is providing +28v. In a single channel the +28v is coming from the single channel power supply. The Power from Channel and the Channel ID will display a 2 and Channel Power Status will display ON.

In a redundant configuration the Power from Channel will display channel 1 or 2 as the provider of the +28v, also the Channel ID will display what channel the SPIP is connected too 1 or 2. The Channel Power Status will display either ON or OFF.

The **"Status"** displays the Channel Status as a Single or a Redundant. The Comm Status in single channel will display OFF LINE and in a redundant channel will display OK if the interpanel link is good or OFF LINE for a failure on the inter-panel link.

The "Faults" area is not currently being used.

AC Power Status	ON UTILITY
Utility	AVAILABLE
Generator	UNAVAILABLE
TPS Status	ON LINE
DC Power Status	Status
Power from Channel 2	Channel Status Single
Channel ID 2	Comm Status OK
Channel Power Status 🛛	Faults

See Figure 4-9 and Table 4-9 in the 6-513 for more information

RADAR Signal Processor

The RSP ingests data from the IFDR and the SPIP to create base data, which is sent to the RPG.

Backups can be saved to a hot swappable hard drive as well as a CD/ DVD disk drive for remote storage.

The unit has redundant hot swappable power supplies. An audible alarm indicates failure.

Three of the five RJ45 connections are used. One for the LAN, one for the SPIP and one for the IFDR

There are serial connections for the AME and the console server.

See figure 4-14 in the 6-513 for more information





The IFDR combines the hardware of the IFD and receiver card and outputs to the RSP. Transmitter triggers are generated in the IFDR and passed to the SPIP for transmission to the transmitter.



Position data, digitized return data and base data

Pedestal position information from the encoders is sent to the SPIP and then to the RSP to be synchronized with (position tag) the returns from the IFDR.

The RADAR Signal Processor then processes the information and outputs base data to the RPG via the network devices.



NWS EHB 6-513

The SPIP receives status signals from sensors and devices in the RDA and passes them to the RDASC computer (RSP).



15



Power Monitor Zero

Transmitter Power Meter Zero 1.9 mV

The SPIP biases the transmitter power meter by keeping its range positive and maximum. If the power meter does not zero to within limits (as set by adaptation data), the XMTR POWER METER ZERO OUT OF LIMIT alarm is displayed. This alarm activates when power meter zero is less than the low limit of 0.1 mV or greater than the high limit of 7.9 mV.

Transmitter power meter zero check measures the transmitter power monitor bias during online calibrations.

The power monitor zero is no longer a potentiometer adjustment. A calibration is run from STS to set the power meter output to 2.0 mV. The system monitors the zero adjustment and will alarm if the voltage is outside of 0.1mV to 7.9mV.

📅 Power Meter Zero
Power Meter Zero
Current -1.09 V
Result V
Status
Update Adaptation Data
<u>R</u> un <u>C</u> lose

Status message sequence example:

Sampling power with offset set at -5.00 Sampling power with offset set at 5.00 Sampling power with offset set at 0.00 Sampling power with offset set at -2.50 Sampling power with offset set at -1.25 Sampling power with offset set at -0.62 Sampling power with offset set at -0.94 Sampling power with offset set at -1.09 Sampling power with offset set at -1.17 Done

📅 Power Meter	Zero
Fower Meter Z	ero
	Current -1.09 V
	Result -1.17 V
Status	
Done.	
linds	te Adaptation Data
<u>o</u> pus	are Adaptation Data
	<u>R</u> un <u>C</u> lose

More detailed information of signals to and from the SPIP may be found in Figure FO5-9 of the 513

p/o Figure FO5-9. Signal Processor Interface Panel Signal Flow Diagram

TRANSMITTER AND IFDR INTERCONNECTS – J1, J17, J18

TRANSMITTER – J2



Additional details of signals from the RSP to the SPIP may be found in Tables 5-4 of the 513

Table 5-4. RSP-to-SPIP Commands

COMMAND	ALARM	CODE	CONFIGURATION	DESTINATION	SPIP PINS	OUTPUT
Pedestal Power Button	SPIP PED POWER BUTTON OFF	258	All	SPIP	N/A	LED Indicator Green: ON
						LED Indicator Red: OFF
Data ACQ Power Button	SPIP DAQ POWER BUTTON OFF	257	All	SPIP	N/A	LED Indicator Green: ON
		~				LED Indicator Red: OFF
II al Valta as Or	VACTD HV OWITCH FAILUDE	SPIP	J2 Transmitter Status/Con	nmands	10.17 mf to 10.25	
High voltage On	XMIR HV SWITCH FAILURE	96	All	Iransmitter	J2-17 ref. to J2-35	0v: Оп
						+5V: On
		SPI	P J3 Transmitter/WG Inte	rlocks		
Circulator Overtemp	N/A	N/A	All	Transmitter	J3-2 ref. to J3-8	0V: Fault
						+28V: OK
Antenna Position Indicator	N/A	N/A	All	Transmitter	J3-3 ref. to J3-8	0V: Fault
						+15V: OK
Spectrum Filter/Pressure Fault	N/A	N/A	All	Transmitter	J3-4 ref. to J3-8	0V: Fault
						+15V: OK
Waveguide Pressure Fault	N/A	N/A	All	Transmitter	J3-5 ref. to J3-8	0V: Fault
						+15V: OK
Waveguide Switch Transitioning	N/A	N/A	A11	Transmitter	J3-6 ref. to J3-8	0V: Fault
VSWP Circuitzy	N/A	N/A	A 11	Transmittar	13.7 raf to 13.8	+15V: OK
VSWK Circulity	18/24	IN/ AL	All	Transmitter	J3-7 Te1. to J3-8	ov. raun
						+15V: OK
	NI/A	NI/A	SPIP J4 WG Switch	Microwaya Distribution	14.1/0 ref. to $14.2/10$	OV: Dummy Load
Waveguide Switch to Antenna ¹	IN/A	IN/A	All	Microwave Distribution	J4-1/9 fel. to J4-2/10	0 v. Duniny Load
						+28V: Antenna
Antenna Command	N/A	N/A	All	Microwave Distribution	J4-12 ref. to J4-2/10	0V: Dummy Load
						+5V: Antenna
	SPIP J6 Single Channel Receiver					
Power Monitor Adjustment	XMTR POWER BITE FAIL	88	All	Receiver	J6-24 ref. to J6-27	Voltage between -5V and +5V
						1.8

1. Requires jumpers between pins J4-4 and J4-11/13 (WG SW Transition Interlock); and J11-9 and J11-42 (Radome Hatch SW #1) before SPIP allows command. Not required if using breakout boards.

Additional details of signals from the SPIP to the RSP may be found in Tables 5-5 of the 513

Table 5-5. SPIP-to-RSP Status

	ALARM	ALARM	FIGURE FO/	SIGNAL		
SIGNAL	NAME	CODE	TABLE REF	ТҮРЕ	SPIP PINS	PMD STATUS
SPIP Auto-Config Channel Assignment	N/A	N/A		3.3V Logic****	N/A	0V: Chan. 1
						3.3V: Chan. 2
SPIP Pedestal Power Button	See Table 5-4		FO5-9, Sheet 12			
			Table 6-2 (PED)			
SPIP Data ACQ Power Button	See Table 5-4		FO5-9, Sheet 12			
	CDID		Table 6-2 (PED)			
Transmittan Beersele	SPIP	J2 Transmitter	Status/Commands	DG422 TTI	12, 12, ref. to 12, 21	OV: Normal
Transmitter Recycle	AM IR RECYCLING	97	Table 6.2 (YMT)	K8422 11L	J2-13 fel. to J2-31	0 v: Normai
The second state of the se	VA (TD DIODED ATIVE	0.0	Table 0-5 (AMT)	DG 422 TTL	10.14 - 6 4- 10.20	+5V: Recycling
Transmitter Inoperable	XM IR INOPERATIVE	98	FO5-9, Sheet 2	R8422 TTL	J2-14 ref. to J2-32	0 V: OK
			Table 6-3 (XMT)			+5V: Inoperable
Transmitter High Voltage Status	N/A	N/A	FO5-9, Sheet 2	RS422 TTL	J2-15 ref. to J2-33	0V: On
						+5V: Off
Filament Power Supply Status	FILAMENT POWER SUPPLY OFF	40	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: On
			Table 6-3 (XMT)		(J2-5 thru 12 ref. to J2-23 thru J2-30)	+5V: Off
Klystron Preheat (Warmup)	N/A	N/A	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: Normal
					(J2-5 thru 12 ref. to J2-23 thru J2-30)	+5V: Preheat
Transmitter Available	XMTR UNAVAILABLE	46	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: Yes
			Table 6-3 (XMT)		(J2-5 thru 12 ref. to J2-23 thru J2-30)	+5V: No
Waveguide Switch Position	WAVEGUIDE SWITCH FAILURE	43	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: Antenna
-			Table 6-3 (XMT)		(J2-5 thru 12 ref. to J2-23 thru J2-30)	+5V: Dummy Load
WG/PFN Transition Interlock	WAVEGUIDE/PFN TRANSFER	44	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: OK
	INTERLOCK		Table 6-3 (XMT)		(12-5 thru 12 ref. to 12-23 thru 12-30)	+5V: Open
Control Status	XMTR IN MAINTENANCE MODE	45	FO5-9, Sheet 2	RS422 TTL	TDATA	0V: No
			Table 6-3 (XMT)		(12-5 thru 12 ref. to 12-23 thru 12-30)	+5V: Ves
Transmitter Status	XMTR MAINTENANCE REOUIRED	62	FO5-9. Sheet 2	RS422 TTL	(52-5 und 12 fer: to 52-25 und 52-50) TDATA	0V: No
			Table 6-3 (XMT)		(12-5 thru 12 ref to 12-23 thru 12-20)	+5V: Required
PFN Switch Position	PFN/PW SWITCH FAILURE	47	FO5-9. Sheet 2	RS422 TTL	TDATA	0V: Short Pulse
			Table 6-3 (XMT)		(12.5 thm; 12 mf; to 12.22 thm; 12.20)	+5V. Long Dula
PS6 (+5V)	XMTR +5VDC POWER SUPPLY 6 FAIL	48	FO5-9 Sheet 2	RS422 TTL	(32-5 untu 12 tet. to 32-25 untu 32-30) TDATA	0V· OK
			Table 6-3 (XMT)		(12.5 thm; 12 mf to 12.22 thm; 12.20)	SV. Fall

19

SECTION 5.7 RDASC/SPIP INTERFACE

Additional Information may be found in Section 5.7 of the 513

5.7.1 INTRODUCTION.

This section discusses the RDASC interface functions of the data acquisition interface at the functional block diagram level. The data acquisition interface functions and reference diagrams discussed in this section are listed as follows:

- Figure FO5-8 Signal Processor Interface Panel Functional Block Diagram
- Figure FO5-9 Signal Processor Interface Panel Signal Flow Diagram
- Figure FO5-13 RDA Status and Control Interface Functional Block Diagram
- Figure FO5-14 RDASC/SPIP Command Data Interface Functional Block Diagram
- Figure FO5-15 Redundant RDASC/SPIP Command Data Interface Functional Block Diagram
- Figure FO5-16 SPIP/RDASC Status Data Interface Functional Flow Diagram
- Figure FO5-17 Generator Discrete Status Data Monitoring (Onan/Kohler) Functional Flow Diagram
- Figure FO5-18 RDA Discrete Status Data Monitoring Functional Flow Diagram
- Figure FO5-19 RDA Surge Suppression Assembly Interconnect Diagram
- Figure FO5-20 Single Channel Analog Status Data Monitoring Flow Functional Block Diagram
- Figure FO5-21 Redundant Analog Status Data Monitoring Functional Block Diagram

These functions are discussed in the following paragraphs. On-line performance monitoring and offline diagnostic testing and are discussed in paragraphs 5.8.3 and 5.8.4, respectively.

NOTE

This section refers to the RDADP as UD90, the Receiver Cabinet as UD4, the Transmitter as UD3, and the Waveguide Pressurization Unit as UD6. Unless otherwise specified, the information also applies to redundant systems UD190, UD104, UD103, and UD106.

5.7.1.1 <u>Data Acquisition Interface Overview</u>. The data acquisition interface function is a full duplex communication link between Radar Signal Processor (RSP) UD90A11 and Signal Processor Interface Panel (SPIP) UD90A1. Fault alarms and status data from the transmitter, antenna/pedestal position-

Pedestal Control

- The SPIP replaces the Digital Control Unit's (DCU) functionality
 - Encoder power comes from the SPIP to a DC to DC converter (+28V -> +5V)
 - Encoder data is read by the SPIP
 - Tach feed back goes to the SPIP, but is not used.
 - The "Drive Command" +/- 10V is provided by the SPIP (not manually adjusted)
 - Power Amplifier K1 is controlled by the SPIP
 - Faults from the Power Amplifier are collected by the SPIP
- Manual alignment of the drive voltage is no longer required. The Pedestal Calibration <u>does not</u> replace the DCU alignment, it is more about the characteristics of the actual pedestal and the servo loop.

Pedestal Interconnect Single Channel RDA

As shown on the right, the cable that went to the DCU now feeds the SPIP.

The SPIP Drive Command Cable feeds the Power Amplifier.

The SPIP connects to the RSP via cable W71



Single Channel

NX3146-D

6-518 Figure 1-8. Pedestal System Interconnecting Diagram (Single Channel) 22

Pedestal Interconnect Redundant RDA

This drawing adds an Interchannel/interpanel link between the two SPIPS.

When running on channel 1, the commands and status to and from channel 1's RSP are sent to channel 2's SPIP via channel 1's SPIP to drive the pedestal. "Channel 2's SPIP drives the power amplifier.

Only channel 2's SPIP is connected to the encoders.

Power for the SPIPs is provided locally by the 28V power supply PS1 for each SPIP.

Redundant power is supplied across W101 the Interchannel/ Interpanel link. This is why the SPIP display shows where the SPIP is getting it's power.

The SPIPs read the cables connected to it to determine what type of system it is in (single, Channel 1 or Channel 2).



6-518 Figure 1-9. Pedestal System Interconnecting Diagram (Redundant Systems) 23

Figure 2-12 of the 518 shows the +28V PS providing power to the SPIP which is then sending 28V to the pedestal for the DC to DC converters for the encoders and power for sensors, which provide 5V to the encoders and limit switches. 28V is used for other pedestal sensors (e.g. oil level sensors).



The DC to DC converter converts 28V to 5V. It has LED's to indicate power on the input and output. A sample of the elevation encoder's 5V power is sent back to the SPIP for status.





Figure 2-11 in the 518 shows the relationships of the SPIP, Power Amplifier, Encoders and Drive motors.

The Field Programmable Gate Array (FPGA) provides the safety logic for the pedestal positioning and provides the drive voltage to the Power Amplifier to drive the antenna



Note:

This flowchart provides a fundamental order in which various Antenna Alarms and faults should be resolved. Most alarms have basic troubleshooting in Alarm Table 6-2 (Ped Alarms). Many antenna problems have multiple alarms associated with them, often alarms that appear unassociated with the primary cause. Several antenna problems do not have associated alarms; those symptoms are noted where appropriate.

There is now an order of precedence for troubleshooting the pedestal.



There are Fault Notes and Flowcharts for the SPIP and Pedestal Positioning

	Table	6-30.	Fault	Note	Index	_	Continued
--	-------	-------	-------	------	-------	---	-----------

Fault Note	Title
21)	TRANSMITTER PEAK POWER OUT (measured at UD1AT4)
22	INITIATE STS FROM RDA HCI
3	RF POWER MONITOR CHECK
24)	LAN SWITCH PORT FAILURE
25	RDA CONTROL PROCESSOR-RDA SIGNAL PROCESSOR ETHERNET LINK
26	RPG LINK RED ALARM
Ð	RF GENERATOR PHASE SHIFTER
28)	WAVEGUIDE SWITCH CHECKOUT
29	SPIP POWER VERIFICATION
30	SPIP PEDESTAL SENSOR TEST
31	POWER AMPLIFIER OUTPUT
32	ANTENNA DRIVE VOLTAGE
33	POWER AMPLIFIER 150V POWER SUPPLY
34)	AZIMUTH/ELEVATION HOUSING DC-TO-DC CONVERTER CHECKOUT
35	ENCODER CHECKOUT
36	R1 - RECEIVER POWER SUPPLY LOAD CHECK
37	PEDESTAL PERFORMANCE CHECK/CALIBRATION
38	AZ/EL DRIVE MOTOR CHECK
39	R4 - RF BURST PATH, IFDR, RSP COMPONENT CHECK
40	R5 - RF BURST MIXER UD4/104A39 AND 6 dB DIRECTIONAL COUPLER UD4/104DC3

28

There is a performance check and calibration note.

The note has you run a diagnostic, then run a VCP to verify no faults or alarms.

If pedestal performance appears to operate normally after a major antenna drive component replacement, then a pedestal calibration is not advised.

Calibrating a normally functioning pedestal drive system will not improve performance and may introduce antenna control problems.

Pedestal calibration is not designed to fix hardware problems. Running it with system problems may mask problems, and will be a temporary fix that is likely to fail as the problem degrades.

If you're going to run a pedestal calibration, backup first! Backing up to the removable drive is quick and easy.

37)	PEDESTAL PERFORMANCE CHECK/CALIBRATION
<u>Step</u>	Operator Action
1	At the Main RDA HCI, place the system in Standby. Standby displays in the State: field.
	NOTE
	At NWS sites, the following task requires coordination with personnel at the WFO. DoD and FAA sites can perform this task at the RPG inside RDA shelter.
	Disabling AVSET when testing the pedestal calibration will ensure a full VCP will run.
2	If AVEST is already disabled, skip to step 3, otherwise, complete this step. At the MSCF or RPG HCI, disable AVSET by clicking on the AVSET Enable button, and then click Yes at the Warning Popup window.
3	Perform the following steps at the Main RDA HCI to assess azimuth or elevation drive performance:
	a. Click on the System Test Software button. Then click Yes on the Con- firm Maintenance Mode pop-up window. The System Test Soft- ware window opens.
	 b. On the menu bar of the System Test Software window, click Diagnos- tics ► Pedestal to open the Pedestal Diagnostics window.
	c. In the Pedestal Diagnostics window, click None , select 4 (Veloc- ity/Acceleration Test), and then click Run . Observe the results for any anoma- lies.
	d. In the Pedestal Diagnostics window, click Close .
	e. Close the System Test Software window by clicking File then Exit and Yes to confirm. Click OK on the Elapsed Time pop-up window.



Figure 5-21 of the 513 shows the SPIPs relationship to the waveguide switches and RDA Interface Unit (RDAIU)

Notice the RSPs communicate over the network forming an Interprocessor link. The SPIPs have an Interpanel link.

Only the SPIP in channel 2 commands the RDAIU.

SPIPs receive power from local 28VDC PS or from the interpanel link.





PEDESTAL UD2

ANTENNA RECIEVER CONTROL CHANNEL 2 IN CONTROL AND IN OPERATE



FROM SHEET 2





PEDESTAL UD2

Nothing is changed on the pallet.

ANTENNA RECIEVER CONTROL CHANNEL 1 IN CONTROL AND IN OPERATE



Miscellaneous Points

- IFDR power is now powered/controlled by a Power Administrator
- RSP has 200GB set aside for backups, 2TB unallocated.
- RSP has a CAC reader that is not configured with deployment
- Better Surge protection on new equipment
- DAU current limited 28V goes away as well as DAU PS2 and PS3
- SPIP outputs -15V, +28V, +15V and +5V as needed by sensors or switches
- IFDR provides transmitter triggers, PFN switching and RF phase control
- Pedestal speed/feedback is based on encoder values, not servo tach feedback
- SPIP safety logics function independently of the RSP software safeties.
- On startup or loss of RSP, SPIP goes to defaults (dummy load, HV off & servo off)
- STS can be used to move antenna from dead limit.
- In a redundant system, Ch 1's SPIP is dependent on Ch2's SPIP for multiple functions